BEOL thermal resistance extraction in SiGe HBTs

Show simple item record

dc.contributor.author Nidhin, K.
dc.contributor.author Balanethiram, Suresh
dc.contributor.author Nair, Deleep R.
dc.contributor.author D'Esposito, Rosario
dc.contributor.author Mohapatra, Nihar Ranjan
dc.contributor.author Fregonese, Sebastien
dc.contributor.author Zimmer, Thomas
dc.contributor.author Chakravorty, Anjan
dc.coverage.spatial United States of America
dc.date.accessioned 2022-11-03T05:41:13Z
dc.date.available 2022-11-03T05:41:13Z
dc.date.issued 2022-12
dc.identifier.citation Nidhin, K.; Balanethiram, Suresh; Nair, Deleep R.; D’Esposito, Rosario; Mohapatra, Nihar Ranjan; Fregonese, Sebastien; Zimmer, Thomas and Chakravorty, Anjan, “BEOL thermal resistance extraction in SiGe HBTs”, IEEE Transactions on Electron Devices, DOI: 10.1109/TED.2022.3215715, vol. 69, no. 12, pp. 6541-6546, Dec. 2022. en_US
dc.identifier.issn 0018-9383
dc.identifier.issn 1557-9646
dc.identifier.uri https://doi.org/10.1109/TED.2022.3215715
dc.identifier.uri https://repository.iitgn.ac.in/handle/123456789/8283
dc.description.abstract A prior estimate of the impact of thermal resistance from the back-end-of-line (BEOL) metallization layers is crucial for an accurate circuit design and thermally aware device design. This article presents a robust technique to extract the thermal resistance component originating from the BEOL metal layers in silicon germanium heterojunction bipolar transistors (SiGe HBTs). The proposed technique is first tested on data generated using analytical equations and later validated with 3-D TCAD simulation. The results clearly show that the exact contribution of the BEOL to the overall thermal resistance is captured in the proposed approach. Finally, we verified the method using measured data obtained from fabricated SiGe HBT structures using Infineon B11HFC technology. The extracted parameters show reasonable accuracy and consistency across different emitter dimensions and BEOL configurations.
dc.description.statementofresponsibility by K. Nidhin, Suresh Balanethiram, Deleep R. Nair, Rosario D'Esposito, Nihar Ranjan Mohapatra, Sebastien Fregonese, Thomas Zimmer and Anjan Chakravorty
dc.format.extent vol. 69, no. 12, pp. 6541-6546
dc.language.iso en_US en_US
dc.publisher Institute of Electrical and Electronics Engineers en_US
dc.subject BEOL en_US
dc.subject SiGe HBTs en_US
dc.subject 3-D TCAD simulation en_US
dc.subject Infineon B11HFC technology en_US
dc.subject Emitter dimension en_US
dc.title BEOL thermal resistance extraction in SiGe HBTs en_US
dc.type Journal Paper en_US
dc.relation.journal IEEE Transactions on Electron Devices


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search Digital Repository


Browse

My Account