Design of vertical PNP transistor with beta greater than 50 using SCL's 180nm CMOS technology

Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account