Investigating the analog performace of FinFETs in sub-10nm Wfin regime by analyzing the drain saturation voltage (VDS,SAT )

Files in this item

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account