Design and optimization of high voltage (HV) drain extended FinFET transistors for analog SoC applications

Design and optimization of high voltage (HV) drain extended FinFET transistors for analog SoC applications

Pal, Priyanjana
URI: https://repository.iitgn.ac.in/handle/123456789/6066
Date: 2020

Show full item record

Files in this item

Icon
Name: T00660.pdf
Size: 90.35Kb
Format: PDF
View/Open

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account